Abstract: These This project deals designs of 1-bit hybrid alternative full adder using complementary metal-oxide-semiconductor (CMOS) logic, gate diffusion input (GDI) technique, modified GDI and transmission gate logic are reported. These designs are implemented using Mentor graphics tool. Performance parameters such as power dissipation and transistor counts are compared with other designs and the existing designs such as complementary pass-transistor logic, transmission gate adder and hybrid pass-logic with static CMOS output drive full adder, transmission function adder, mixed topology of GDI with both inverter and mirror so on. This design is divided into three modules and found to working efficiently with less power dissipation and transistor count at 180nm technology.
Introduction
The most important feature of current electronics is low power and energy efficient which are the major elements that give the ability in carrying out long operated battery life systems. As there is an improvement in the technology, there is an increased demand for the battery operated devices which is leading to the exponential growth of the electronic portable devices. Low energy operations are very important for deep-sub micron technologies and to improve the battery life of the system. The goal of VLSI (Very Large Scale Integration) design in low power nano electronics technology is to achieve high performance parameters such as power consumption, delay and power delay product.
The battery technology does not have the same enhancement as that of micro-electronic technology there is no sufficient amount of power as required by the mobile systems. So the designers are facing problem with some constraints, like high speed, high throughput, smaller silicon area and low power consumption. So constructing low power high efficient adder cells is of greater interest [8] . Addition is the main arithmetic operation and is used in many VLSI systems.
Design Approach of the Proposed Full Adder

Full adder circuits
Full adder is a logic circuit. These adders placed inside in the form of arithmetic logic unit in recent computers, where other operations are performed. This adder shows an addition operation on three one bit binary numbers and produces a sum and a carry. Figure 1 shows the basic block diagram of full adder. It has one bit of three binary inputs and two binary outputs. From above example the two binary numbers are added like 1001+0111, are written in the form of one above the other. The carries are written above them and it is shifted from one column to next. Final answer is in the form of 5-bit number 10000. This adder sum is match to the decimal addition like 9+7=16. Here declare that the problem of adding two 4-bit binary numbers can be optimized to the problem of adding a column of two or three bits and carry moved to the next column. This binary addition said that adding of column vice (bit by bit) of binary values to get sum and carry output in above example as well as decimal result also.
In the digital arithmetic circuits, binary adder is a necessary building block. Its plan is to generate the arithmetic sum and carry of two digital numbers. It performs an addition operation on three binary inputs such as A, B and C and produces a sum and C out output values. Then Boolean equations and truth table as shown in below table 1. The cascading of two half adder is used to construct a full adder. The input of the first half adder is the A and B are connected and the sum of first half adder is connected as one input along with C to second half adder and it produce sum output shown in equation (1) . The logical OR of first and second half adder carry output a gives C out of full adder shown in equation (2). 
The1-bit hybrid full adder structures
A hybrid full-adder operation is composed of a CMOS logic, transmission logic gate and GDI full adder. This hybrid full adder is divided into three modules as shown in figure 3 . Module 1 and module 2 are the XOR modules that generate the sum signal (SUM) and module 3 is generates the output carry signal (Cout). Each module is designed use different logic style. 
Design Implementation and Operation of the proposed Hybrid Full Adders
Proposed hybrid alternative full adder schematic structures and designs are follows below 3.1 Hybrid full adder design 1 Figure 5 shows the schematic design structure of hybrid adder 1 contains two different logic design styles combined together to form high performance parameters. For low power dissipation and high speed operation of cross-coupled PMOS pull up and NMOS pull down devices providing the CMOS logic of sum output. The optimized transistor counts of GDI technique for C out generation . This hybrid adder design gives overall performance of full swing output. Licensed Under Creative Commons Attribution CC BY this circuit is designed using GDI technique and has better performance in terms of number of transistor counts to use and low power dissipation compare to other GDI full adders. Transmission gate logic is a parallel arrangement of PMOS and NMOS devices used for designing a C out signal. Hence we are using alternative hybrid adder design styles to improve the performance of VLSI circuits. The design consists of GDI property for sum output generation and transmission logic gate for carry output generation. This hybrid adder consists of 12 transistors. Module 1 and 2 are XOR-XOR circuit is used to design GDI technique provides sum full swing output. This design is lowest power dissipation design technique. Using only two transistors for this design can build many varieties of logic functions. This circuit design using optimized number of transistors (as compared to CMOS and TG full adder), while increasing logic level swing. Module 3 are multiplexer circuit is designed using transmission gate logic in the form of parallel arrangement of PMOS and NMOS transistors generates C out signal. It gives high speed improvement is degraded some time due to the threshold loss and driving capability of transmission gate circuit design.
Modified hybrid full adder design 1
The modified hybrid 1-bit full adder design 1 is shown in figure 9 . To study the different performance parameters of the adders a structural design of a hybrid full adder is modified GDI by optimizing power consumption in XOR circuit because XOR module is supervise for most of the power consumption of the overall sum output of the adder circuit. The GDI technique has less transistor counts to design a circuit and then it is modified for full swing output and better performance at medium supply voltage (1.8V). Figure 11 shows the proposed schematic diagram of modified hybrid adder 3 and its design consists of three modules. Module 1 and module 2 are the XOR circuit designed with CMOS logic and module 3 are the multiplexer are designed with Modified GDI technique together to generates sum and carry outputs of the overall hybrid full adder. This design consists of 34 transistors to obtain whole 1-bit hybrid adder. The power consumption is less compared with other design styles of the hybrid and modified hybrid adders. 
Modified hybrid full adder design 3
Analysis and Simulation Results
The proposed hybrid adder simulations was carried out in mentor graphics tool with 180nm technology and compared with the other potential hybrid adder circuit designs reported in table 2. The main aim of this project is to improve the power consumption could be reduced by using GDI technique and CMOS logic. It was observed in the current circuit designs. The proposed hybrid adder cells have been 30-T, 12-T, 16-T, 23-T and 34-T transistors significantly. The proposed hybrid design 1 and modified hybrid adder design 3 has lower power consumption than that of other hybrid full adders. But modified hybrid adder design 3 has been require more number of transistors to design. For that purpose hybrid adder design 1 is better power dissipation compared to other hybrid adders. The use of less number of transistors realizes the hybrid adder designs 2 is improved the speed. 
Conclusion
In this paper, low power 1-bit hybrid full adder circuits using alternative design styles has been proposed and first two designs like hybrid adder 1 and 2 are extended to 2-bit also. The simulation was successfully implemented in mentor graphic tool with 180nm technologies and compared with other standard design approaches like CPL, TFA, TGA, CMOS and other hybrid adder designs. Power dissipation is least in the case of transmission gate and Gate diffusion input technique transistor implementation of hybrid full adder. Simulation result of proposed hybrid adder design 1 provided the improved power dissipation compared with earlier hybrid adder reports and hybrid Adder design 2 is better in terms of number of transistors used to realize the adder.
